{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:22:44Z","timestamp":1730276564561,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870291","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:34:02Z","timestamp":1488897242000},"page":"122-123","source":"Crossref","is-referenced-by-count":10,"title":["6.7 A 28Gb\/s digital CDR with adaptive loop gain for optimum jitter tolerance"],"prefix":"10.1109","author":[{"given":"Joshua","family":"Liang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Sheikholeslami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirotaka","family":"Tamura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuuki","family":"Ogata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hisakatsu","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2435691"},{"key":"ref3","first-page":"1296","article-title":"Improving CDR Performance via Estimation","author":"lee","year":"2006","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2495725"},{"key":"ref5","first-page":"821","article-title":"A Bang Bang Phase-Locked Loop Using Automatic Loop Gain Control and Loop Latency Reduction Techniques","volume":"51","author":"kuan","year":"2016","journal-title":"IEEE JSSC"},{"key":"ref2","first-page":"424","article-title":"A 1.0–4.0-Gb\/s All-Digital CDR With 1.0-ps Period Resolution DCO and Adaptive Proportional Gain Control","volume":"46","author":"song","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref1","first-page":"1398","article-title":"A Bang-Bang Clock and Data Recovery Using Mixed Mode Adaptive Loop Gain Strategy","volume":"48","author":"jeon","year":"2013","journal-title":"IEEE JSSC"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2017,2,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870291.pdf?arnumber=7870291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T06:30:36Z","timestamp":1489818636000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870291","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}