{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:01:12Z","timestamp":1756461672383},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870305","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:34:02Z","timestamp":1488897242000},"source":"Crossref","is-referenced-by-count":20,"title":["8.5 A 0.42ps-jitter \u2212241.7dB-FOM synthesizable injection-locked PLL with noise-isolation LDO"],"prefix":"10.1109","author":[{"given":"Huy Cu","family":"Ngo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kengo","family":"Nakata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toru","family":"Yoshioka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuki","family":"Terashima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Matsuzawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055347"},{"key":"ref3","article-title":"An LC-VCO based Synthesizable Injection-Locked PLL with an FOM of ?250.3dB","author":"yang","year":"2016","journal-title":"ESSCIRC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418040"},{"key":"ref5","first-page":"250","article-title":"A 0.032mm2 3.1 mW Synthesized Pixel Clock Generator with 30psrms Integrated Jitter and 10-to-630MHz DC0 Tuning Range","author":"kim","year":"2013","journal-title":"ISSCC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref2","first-page":"252","article-title":"A 0.048-mm2 3-mW Synthesizable Fractional-N PLL with a Soft Injection-Locking Technique","author":"oeng","year":"2015","journal-title":"ISSCC"},{"key":"ref1","first-page":"266","article-title":"A 0.0066-mm2 780-µW Fully Synthesizable PLL with a Current Output DAC and an Interpolative-Phase Coupled Oscillator using Edge Injection Technique","author":"oeng","year":"2014","journal-title":"ISSCC"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870305.pdf?arnumber=7870305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T06:30:42Z","timestamp":1489818642000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870305","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}