{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:43:41Z","timestamp":1774716221463,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870334","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:34:02Z","timestamp":1488897242000},"page":"208-209","source":"Crossref","is-referenced-by-count":13,"title":["12.2 A 7nm FinFET SRAM macro using EUV lithography for peripheral repair analysis"],"prefix":"10.1109","author":[{"given":"Taejoong","family":"Song","sequence":"first","affiliation":[]},{"given":"Hoonki","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Woojin","family":"Rim","sequence":"additional","affiliation":[]},{"given":"Yongho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sunghyun","family":"Park","sequence":"additional","affiliation":[]},{"given":"Changnam","family":"Park","sequence":"additional","affiliation":[]},{"given":"Minsun","family":"Hong","sequence":"additional","affiliation":[]},{"given":"Giyong","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jeongho","family":"Do","sequence":"additional","affiliation":[]},{"given":"Jinyoung","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Seungyoung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Ingyum","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sanghoon","family":"Baek","sequence":"additional","affiliation":[]},{"given":"Jonghoon","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Daewon","family":"Ha","sequence":"additional","affiliation":[]},{"given":"Hyungsoon","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Taejung","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chul-Hong","family":"Park","sequence":"additional","affiliation":[]},{"given":"Bongjae","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Hyuntaek","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Sungwee","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Yongjae","family":"Choo","sequence":"additional","affiliation":[]},{"given":"JaeSeung","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373427"},{"key":"ref3","first-page":"742","article-title":"A built-in self-repair design for RAMs with 2-D redundancy","volume":"13","author":"li","year":"2005","journal-title":"IEEE TVLSI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063050"},{"key":"ref5","first-page":"230","article-title":"A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry","author":"karl","year":"2012","journal-title":"ISSCC"},{"key":"ref8","article-title":"Demonstration of a sub-0.03 um2 High-Density 6- T SRAM with Scaled Bulk FinFETs for Mobile SOC Applications Beyond 10nm Node","author":"wu","year":"2016","journal-title":"IEEE Symp VLSI Tech"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418029"},{"key":"ref2","first-page":"23","article-title":"High yield sub-0.1µm2 6T-SRAM cells, featuring high-k\/metal-gate finfet devices, double gate patterning, a novel fin etch strategy, full-field EUV lithography and optimized junction design & layout","author":"horiguchi","year":"2010","journal-title":"Symp VLSI Tech"},{"key":"ref1","first-page":"12.4.1","article-title":"Demonstration of scaled 0.099µm2 FinFET 6T-SRAM cell using full-field EUV lithography for (Sub-)22nm node single-patterning technology","author":"veloso","year":"2009","journal-title":"IEDM"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870334.pdf?arnumber=7870334","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T06:36:18Z","timestamp":1489818978000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870334\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870334","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}