{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T18:18:45Z","timestamp":1780510725097,"version":"3.54.1"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870351","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:34:02Z","timestamp":1488897242000},"page":"242-243","source":"Crossref","is-referenced-by-count":81,"title":["14.3 A 28nm SoC with a 1.2GHz 568nJ\/prediction sparse deep-neural-network engine with >0.1 timing error rate tolerance for IoT applications"],"prefix":"10.1109","author":[{"given":"Paul N.","family":"Whatmough","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sae Kyu","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyunkwang","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saketh","family":"Rama","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231323"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"267","DOI":"10.1145\/3007787.3001165","article-title":"Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators","author":"reagen","year":"2016","journal-title":"ACM\/IEEEInt Symp Comput Archit"},{"key":"ref2","first-page":"428","article-title":"A Low-Power 1 GHz Razor FIR Accelerator with Time-Borrow Tracking Pipeline and Approximate Error Correction in 65nm CMOS","author":"whatmough","year":"2013","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433919"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870351.pdf?arnumber=7870351","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,19]],"date-time":"2019-09-19T08:09:33Z","timestamp":1568880573000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870351\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870351","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}