{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T17:53:10Z","timestamp":1774720390794,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870371","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:34:02Z","timestamp":1488915242000},"page":"282-283","source":"Crossref","is-referenced-by-count":35,"title":["16.4 A 5mW 7b 2.4GS\/s 1-then-2b\/cycle SAR ADC with background offset calibration"],"prefix":"10.1109","author":[{"given":"Chi-Hang","family":"Chan","sequence":"first","affiliation":[]},{"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Iok-Meng","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Wai-Hong","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Seng-Pan","family":"U","sequence":"additional","affiliation":[]},{"given":"Rui Paulo","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"468","article-title":"A 3.1 mW 8b 1.2GS\/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS","author":"kull","year":"2013","journal-title":"ISSCC"},{"key":"ref3","first-page":"543","article-title":"A Decision-Error-Tolerant 45 nm CMOS 7b 1 GS\/s Nonbinarv 2b\/Cvcle SAR ADC","volume":"50","author":"hong","year":"2015","journal-title":"IEEE JSSC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757482"},{"key":"ref2","first-page":"1","article-title":"A 8.2-mW 10-b 1.6-GS\/s 4x TI SAR ADC with fast reference charge neutralization and backgrounder timing-skew calibration in 16-nm CMOS","author":"lin","year":"2016","journal-title":"Svmo VLSI Circuits"},{"key":"ref1","first-page":"466","article-title":"26.5 A 5.5mW 6b 5GS\/S 4x-lnterleaved 3b\/cycle SAR ADC in 65nm CMOS","author":"chan","year":"2015","journal-title":"ISSCC"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870371.pdf?arnumber=7870371","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T10:48:56Z","timestamp":1489834136000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870371\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870371","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}