{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:42:34Z","timestamp":1771519354422,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870425","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:34:02Z","timestamp":1488915242000},"page":"390-391","source":"Crossref","is-referenced-by-count":37,"title":["23.2 A 5Gb\/s\/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme"],"prefix":"10.1109","author":[{"given":"Chang-Kyo","family":"Lee","sequence":"first","affiliation":[]},{"given":"Yoon-Joo","family":"Eom","sequence":"additional","affiliation":[]},{"given":"Jin-Hee","family":"Park","sequence":"additional","affiliation":[]},{"given":"Junha","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hye-Ran","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kihan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Ho-Jun","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Jonghyuk","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jong-Min","family":"Bang","sequence":"additional","affiliation":[]},{"given":"Seungjun","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Hanna","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sujin","family":"Park","sequence":"additional","affiliation":[]},{"given":"Young-Ryeol","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Hoon","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kyong-Ho","family":"Jeon","sequence":"additional","affiliation":[]},{"given":"Jae-Young","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hyo-Joo","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Kyoung-Ho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jung-Sik","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Soobong","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Hyong-Ryol","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Duyeul","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yoon-Hwan","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Seok-Hun","family":"Hyun","sequence":"additional","affiliation":[]},{"given":"Joon-Young","family":"Park","sequence":"additional","affiliation":[]},{"given":"Yoon-Gyu","family":"Song","sequence":"additional","affiliation":[]},{"given":"Youn-Sik","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyuck-Joon","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Tae-Young","family":"Oh","sequence":"additional","affiliation":[]},{"given":"In-Dal","family":"Song","sequence":"additional","affiliation":[]},{"given":"Yong-Cheol","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seong-Jin","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Gyo-Young","family":"Jin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914290"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2077050"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908692"},{"key":"ref1","first-page":"430","article-title":"A 3.2Gb\/s\/pin 8Gb 1.0V LPDDR4 SDRAM with integrated ECC enaine for sub-1 V DRAM core operation","author":"oh","year":"2014","journal-title":"ISSCC"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870425.pdf?arnumber=7870425","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T10:44:26Z","timestamp":1489833866000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870425\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870425","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}