{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T11:13:50Z","timestamp":1769166830074,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870428","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:34:02Z","timestamp":1488915242000},"page":"396-397","source":"Crossref","is-referenced-by-count":51,"title":["23.5 A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture"],"prefix":"10.1109","author":[{"given":"Kwangmyoung","family":"Rho","sequence":"first","affiliation":[]},{"given":"Kenji","family":"Tsuchida","sequence":"additional","affiliation":[]},{"given":"Dongkeun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yutaka","family":"Shirai","sequence":"additional","affiliation":[]},{"given":"Jihyae","family":"Bae","sequence":"additional","affiliation":[]},{"given":"Tsuneo","family":"Inaba","sequence":"additional","affiliation":[]},{"given":"Hiromi","family":"Noro","sequence":"additional","affiliation":[]},{"given":"Hyunin","family":"Moon","sequence":"additional","affiliation":[]},{"given":"Sungwoong","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Kazumasa","family":"Sunouchi","sequence":"additional","affiliation":[]},{"given":"Jinwon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kiseon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Akihito","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"Seoungju","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Hyeongon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hisato","family":"Oyamatsu","sequence":"additional","affiliation":[]},{"given":"Jonghoon","family":"Oh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"ref3","first-page":"304","article-title":"Fully integrated 54nm STT-RAM with the smallest bit cell dimension for high density memory application","author":"chung","year":"2010","journal-title":"IEDM"},{"key":"ref6","article-title":"JESD209–2F Low Power Double Data Rate 2 (LPDDR2) standard","year":"2013","journal-title":"JEDEC Solid State Memories Committee (JC-42 6)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref1","first-page":"869","article-title":"A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and ‘1?\/‘0’ Dual-Array Equalized Reference Scheme","volume":"45","author":"takemura","year":"2010","journal-title":"IEEE JSSC"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870428.pdf?arnumber=7870428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,12,13]],"date-time":"2017-12-13T20:30:01Z","timestamp":1513197001000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870428\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870428","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}