{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:19:47Z","timestamp":1763457587855},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870429","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:34:02Z","timestamp":1488915242000},"page":"398-399","source":"Crossref","is-referenced-by-count":24,"title":["23.6 A 0.6V 4.266Gb\/s\/pin LPDDR4X interface with auto-DQS cleaning and write-VWM training for memory controller"],"prefix":"10.1109","author":[{"given":"Soo-Min","family":"Lee","sequence":"first","affiliation":[]},{"given":"Jihun","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Jinho","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Seokkyun","family":"Ko","sequence":"additional","affiliation":[]},{"given":"Daero","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kyounghoi","family":"Koo","sequence":"additional","affiliation":[]},{"given":"Jongryun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Yoonjee","family":"Nam","sequence":"additional","affiliation":[]},{"given":"Sangsoo","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyungkweon","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Eunsu","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sukhyun","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Kwanyeob","family":"Chae","sequence":"additional","affiliation":[]},{"given":"Suho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sanghune","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sanghyun","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sungho","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"430","article-title":"A 3.2Gb\/s\/pin 8Gb 1.0V LPDDR4 SDRAM with Integrated ECC Engine for Sub-1V Dram Core Operation","author":"oh","year":"2014","journal-title":"ISSCC"},{"journal-title":"JESD209-4A JEDEC","article-title":"Low Power Double Data Rate 4 (LPDDR4)","year":"2015","key":"ref3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757507"},{"key":"ref2","first-page":"240","article-title":"A Sub-1.0V 20nm 5Gb\/s\/pin Post-LPDDR3 I\/o interface with Low Voltage-Swing Terminated Logic and Adaptive Calibration Scheme For Mobile Application","author":"cho","year":"2013","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062928"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2017,2,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870429.pdf?arnumber=7870429","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T10:37:13Z","timestamp":1489833433000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870429\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870429","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}