{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T14:52:32Z","timestamp":1773154352600,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870430","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:34:02Z","timestamp":1488897242000},"page":"400-401","source":"Crossref","is-referenced-by-count":7,"title":["23.7 A time-based receiver with 2-tap DFE for a 12Gb\/s\/pin single-ended transceiver of mobile DRAM interface in 0.8V 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Il-Min","family":"Yi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min-Kyun","family":"Chae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seok-Hun","family":"Hyun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seong-Jin","family":"Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Byungsub","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"1276","article-title":"A 0. 47–0.66 pJ\/bit, 4.8–8 Gb\/s I\/O transceiver in 65 nm CMOS","volume":"48","author":"song","year":"2013","journal-title":"IEEE JSSC"},{"key":"ref3","first-page":"1010","article-title":"A scalable 5–15 Gbps, 14–75 mW low-power I\/O transceiver in 65 nm CMOS","volume":"43","author":"balamurugan","year":"2008","journal-title":"IEEE JSSC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063055"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185369"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062928"},{"key":"ref1","first-page":"240","article-title":"A Sub-1.0V 20nm 5Gb\/s\/pin Post-LPDDR3 I\/o interface with Low Voltage-Swing Terminated Logic and Adaptive Calibration Scheme for Mobile Application","author":"cho","year":"2013","journal-title":"IEEE Symp on VLSI Circuits"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870430.pdf?arnumber=7870430","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T06:35:42Z","timestamp":1489818942000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870430\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870430","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}