{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:06:42Z","timestamp":1768072002501,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870467","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T14:34:02Z","timestamp":1488897242000},"page":"474-475","source":"Crossref","is-referenced-by-count":67,"title":["28.5 A 10b 1.5GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Kull","sequence":"first","affiliation":[]},{"given":"Danny","family":"Luu","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Braendli","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Hazar","family":"Yueksel","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[]},{"given":"Ilter","family":"Ozkaya","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"470","article-title":"A 2.6b\/cycle-Architecture-Based 10b 1.7GS\/s 15.4mW 4x-Time-Interleaved SAR ADC with a Multistep Hardware-Retirement Technique","author":"hong","year":"2015","journal-title":"ISSCC"},{"key":"ref3","first-page":"935","article-title":"A 1 O-bit 800-MHz 19-mW CMOS ADC","author":"chiang","year":"2014","journal-title":"IEEE JSSC"},{"key":"ref6","article-title":"ADC Performance Survey 1997-2016","author":"murmann","year":"2016"},{"key":"ref5","first-page":"468","article-title":"A 10b 2.6GS\/s Time-Interleaved SAR ADC with Background Timina-Skew Calibration","author":"lin","year":"2016","journal-title":"ISSCC D of Tech Papers"},{"key":"ref2","first-page":"468","article-title":"A 3.1 mW 8b 1.2GS\/s Single-Channel Asynchronous SAR ADC with Alternate Comparators for Enhanced Speed in 32nm Digital S01 CMOS","author":"kull","year":"2013","journal-title":"ISSCC"},{"key":"ref1","first-page":"268","article-title":"A 2.1 mW 11 b 410 MS\/s Dynamic Pipelined SAR ADC with Background Calibration in 28nm Digital CMOS","author":"verbruggen","year":"2013","journal-title":"IEEE Symp on VLSI Circuits"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870467.pdf?arnumber=7870467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T06:42:28Z","timestamp":1489819348000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870467\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870467","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}