{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:35:54Z","timestamp":1777127754331,"version":"3.51.4"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870472","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:34:02Z","timestamp":1488915242000},"page":"484-485","source":"Crossref","is-referenced-by-count":49,"title":["29.2 A transmitter and receiver for 100Gb\/s coherent networks with integrated 4\u00d764GS\/s 8b ADCs and DACs in 20nm CMOS"],"prefix":"10.1109","author":[{"given":"Jun","family":"Cao","sequence":"first","affiliation":[]},{"given":"Delong","family":"Cui","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Nazemi","sequence":"additional","affiliation":[]},{"given":"Tim","family":"He","sequence":"additional","affiliation":[]},{"given":"Guansheng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Burak","family":"Catli","sequence":"additional","affiliation":[]},{"given":"Mehdi","family":"Khanpour","sequence":"additional","affiliation":[]},{"given":"Kangmin","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Tamer","family":"Ali","sequence":"additional","affiliation":[]},{"given":"Heng","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Hairong","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Ben","family":"Rhew","sequence":"additional","affiliation":[]},{"given":"Shiwei","family":"Sheng","sequence":"additional","affiliation":[]},{"given":"Yonghyun","family":"Shim","sequence":"additional","affiliation":[]},{"given":"Bo","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Afshin","family":"Momtaz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"58","article-title":"A 36Gb\/s PAM4 transmitter using an 8b 18GS\/s DAC in 28nm CMOS","author":"nazemi","year":"2015","journal-title":"ISSCC"},{"key":"ref3","first-page":"378","article-title":"A 90GS\/s 8b 667mW 64× Interleaved SAR ADC in 32nm Digital S01 CMOS","author":"kull","year":"2014","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746279"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417905"},{"key":"ref1","article-title":"100Gb\/s CFP coherent transceiver enabled by power-optimized DSP","author":"yamanaka","year":"2014","journal-title":"Optoelectronics and Comm Conference\/Australian Conf on Optical Fibre Tech"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2017,2,5]]},"end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870472.pdf?arnumber=7870472","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T10:27:02Z","timestamp":1489832822000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870472\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870472","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}