{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:50:31Z","timestamp":1753602631015,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,2]]},"DOI":"10.1109\/isscc.2017.7870476","type":"proceedings-article","created":{"date-parts":[[2017,3,7]],"date-time":"2017-03-07T19:34:02Z","timestamp":1488915242000},"page":"492-493","source":"Crossref","is-referenced-by-count":9,"title":["29.6 A 3-to-10Gb\/s 5.75pJ\/b transceiver with flexible clocking in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Romesh Kumar","family":"Nandwana","sequence":"first","affiliation":[]},{"given":"Saurabh","family":"Saxena","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Elkholy","sequence":"additional","affiliation":[]},{"given":"Mrunmay","family":"Talegaonkar","sequence":"additional","affiliation":[]},{"given":"Junheng","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Woo-Seok","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Ahmed","family":"Elmallah","sequence":"additional","affiliation":[]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"360","article-title":"A 1.7GHz MOLL-based fractional-N frequency synthesizer with 1.4ps RMS integrated jitter and 3mW power using a 1 b TDC","author":"marucci","year":"2014","journal-title":"ISSGG"},{"key":"ref3","first-page":"88","article-title":"A 2.9-4.0-GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW power","author":"tasca","year":"2011","journal-title":"ISSGG"},{"key":"ref2","first-page":"1","article-title":"Design of high-speed wireline transceivers for backplane communications in 28 nm CMOS","author":"savoj","year":"2012","journal-title":"IEEE GIGG"},{"key":"ref1","first-page":"1932","article-title":"A 0.5–16.3 Gb\/s Fully Adaptive Flexible-Reach Transceiver for FPGA in 20 nm CMOS","volume":"50","author":"frans","year":"2015","journal-title":"IEEE JSSG"}],"event":{"name":"2017 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2017,2,5]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2017,2,9]]}},"container-title":["2017 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7866667\/7870233\/07870476.pdf?arnumber=7870476","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T10:30:40Z","timestamp":1489833040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7870476\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2017.7870476","relation":{},"subject":[],"published":{"date-parts":[[2017,2]]}}}