{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T03:10:27Z","timestamp":1768533027459,"version":"3.49.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310168","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T11:53:18Z","timestamp":1521201198000},"page":"27-31","source":"Crossref","is-referenced-by-count":41,"title":["50 Years of computer architecture: From the mainframe CPU to the domain-specific tpu and the open RISC-V instruction set"],"prefix":"10.1109","author":[{"given":"David","family":"Patterson","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Interview with Donald Knuth","volume":"4 1","author":"knuth","year":"2010","journal-title":"informIT"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1067649.801719"},{"key":"ref13","article-title":"Algorithms for VLSI processor Arrays","author":"kung","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.4451206"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3102980.3103002"},{"key":"ref17","author":"waterman","year":"2017","journal-title":"The RISC-V Instruction Set Manual Volume I User-Level ISA Version 2 0"},{"key":"ref18","article-title":"SIMD Considered Harmful","author":"patterson","year":"2017","journal-title":"Computer Architecture Today"},{"key":"ref19","first-page":"200","article-title":"The RISC-V Reader: An Open Architecture Atlas","author":"patterson","year":"2017","journal-title":"Strawberry Canyon"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/641914.641917"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808199"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.2016.0893"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/106972.107003"},{"key":"ref8","article-title":"A Decade of Mobile Computing","author":"reddi","year":"2017","journal-title":"Computer Architecture Today"},{"key":"ref7","year":"2017","journal-title":"Chip Hall of Fame Sun Microsystems SPARC Processor"},{"key":"ref2","first-page":"129","article-title":"Understand the Newest Processor to Avoid Future Shock","author":"hemenway","year":"1981","journal-title":"Electronic Design News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/pi-b-1.1958.0267"},{"key":"ref9","article-title":"How Close is RISC-V to RISC-I?","author":"patterson","year":"2017","journal-title":"ASPIRE Blog"},{"key":"ref20","author":"hennessy","year":"2018","journal-title":"Computer Architecture A Quantitative Approach"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310168.pdf?arnumber=8310168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,16]],"date-time":"2018-04-16T16:45:44Z","timestamp":1523897144000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310168","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}