{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,20]],"date-time":"2025-12-20T22:07:07Z","timestamp":1766268427605},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310170","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T15:53:18Z","timestamp":1521215598000},"page":"34-36","source":"Crossref","is-referenced-by-count":39,"title":["SkyLake-SP: A 14nm 28-Core xeon\u00ae processor"],"prefix":"10.1109","author":[{"given":"Simon M.","family":"Tam","sequence":"first","affiliation":[]},{"given":"Harry","family":"Muljono","sequence":"additional","affiliation":[]},{"given":"Min","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Sitaraman","family":"Iyer","sequence":"additional","affiliation":[]},{"given":"Kalapi","family":"Royneogi","sequence":"additional","affiliation":[]},{"given":"Nagmohan","family":"Satti","sequence":"additional","affiliation":[]},{"given":"Rizwan","family":"Qureshi","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Tom","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hubert","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Sujal","family":"Vora","sequence":"additional","affiliation":[]},{"given":"Eddie","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Design Optimization of Computing Systems-from the Transistor to the Data Center","author":"nalamalpu","year":"2017","journal-title":"ISSCC"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ISSCC.2015.7062934"},{"key":"ref5","first-page":"366","article-title":"A 78mW 11. 8Gb\/s Serial Link Transceiver with Adaptive RX Equalization and Baud-Rate CDR in 32nm CMOS","author":"spagna","year":"2010","journal-title":"ISSCC"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ISSCC.2016.7417912"},{"key":"ref1","first-page":"3. 7. 1","article-title":"A 14nm Logic Technology Featuring 2nd-Generation Finfet, Air-Gapped Interconnects, Self-Aligned Double Patterning And A 0. 0588 ?m2 SRAM Cell Size","author":"natarajan","year":"2014","journal-title":"IEDM"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2018,2,11]]},"location":"San Francisco, CA","end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310170.pdf?arnumber=8310170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,11]],"date-time":"2018-04-11T21:39:49Z","timestamp":1523482789000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310170","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}