{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:37:59Z","timestamp":1772642279980,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310205","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T15:53:18Z","timestamp":1521215598000},"page":"104-106","source":"Crossref","is-referenced-by-count":55,"title":["A 112Gb\/S 2.6pJ\/b 8-Tap FFE PAM-4 SST TX in 14nm CMOS"],"prefix":"10.1109","author":[{"given":"Christian","family":"Menolfi","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Braendli","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Lukas","family":"Kull","sequence":"additional","affiliation":[]},{"given":"Danny","family":"Luu","sequence":"additional","affiliation":[]},{"given":"Ilter","family":"Ozkaya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487627"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870472"},{"key":"ref6","first-page":"241","article-title":"A Scalable Digitalized Buffer for Gigabit I\/O","author":"lu","year":"2008","journal-title":"IEEE CICC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062925"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746279"},{"key":"ref1","year":"0","journal-title":"Optical Interconnect Forum"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310205.pdf?arnumber=8310205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,15]],"date-time":"2020-01-15T02:31:34Z","timestamp":1579055494000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8310205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310205","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}