{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:37:15Z","timestamp":1755999435158},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310261","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T11:53:18Z","timestamp":1521201198000},"source":"Crossref","is-referenced-by-count":71,"title":["QUEST: A 7.49TOPS multi-purpose log-quantized DNN inference engine stacked on 96MB 3D SRAM using inductive-coupling technology in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Kodai","family":"Ueyoshi","sequence":"first","affiliation":[]},{"given":"Kota","family":"Ando","sequence":"additional","affiliation":[]},{"given":"Kazutoshi","family":"Hirose","sequence":"additional","affiliation":[]},{"given":"Shinya","family":"Takamaeda-Yamazaki","sequence":"additional","affiliation":[]},{"given":"Junichiro","family":"Kadomoto","sequence":"additional","affiliation":[]},{"given":"Tomoki","family":"Miyata","sequence":"additional","affiliation":[]},{"given":"Mototsugu","family":"Hamada","sequence":"additional","affiliation":[]},{"given":"Tadahiro","family":"Kuroda","sequence":"additional","affiliation":[]},{"given":"Masato","family":"Motomura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"miyashita","year":"2016","journal-title":"Convolutional neural networks using logarithmic data representation"},{"key":"ref3","first-page":"1","article-title":"Low-Cost 3D Chip Stacking with ThruChip Wireless Connections","author":"ditzel","year":"2014","journal-title":"IEEE Hot Chips"},{"key":"ref6","article-title":"A 1. 06-to-5. 09 TOPS\/W Reconfigurable Hybrid-Neural-Network Processor for Deep Learning Applications","author":"yin","year":"0","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310261.pdf?arnumber=8310261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T17:58:20Z","timestamp":1524074300000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310261","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}