{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:12:05Z","timestamp":1768072325041,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310264","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T11:53:18Z","timestamp":1521201198000},"page":"222-224","source":"Crossref","is-referenced-by-count":45,"title":["An always-on 3.8\u03bcJ\/86% CIFAR-10 mixed-signal binary CNN processor with all memory on chip in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Bankman","sequence":"first","affiliation":[]},{"given":"Lita","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Bert","family":"Moons","sequence":"additional","affiliation":[]},{"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[]},{"given":"Boris","family":"Murmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"courbariaux","year":"2016","journal-title":"Binarized Neural Networks Training Neural Networks with Weights and Activations Constrained to +1 or-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1604850113"},{"key":"ref6","article-title":"A 3. 43TOPS\/W 48. 9pJ\/PixeI50. 1 nJ\/Classification 512 Analog Neuron Sparse Coding Neural Network with On-Chip Learning and Classification in 40nm CMOS","author":"buhler","year":"0","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref1","article-title":"A Machine-learning Classifier Implemented in a Standard 6T SRAM Array","author":"zhang","year":"0","journal-title":"IEEE Symp VLSI Circuits"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310264.pdf?arnumber=8310264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,11]],"date-time":"2018-04-11T17:39:57Z","timestamp":1523468397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310264","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}