{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T09:02:16Z","timestamp":1770282136527,"version":"3.49.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310276","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T11:53:18Z","timestamp":1521201198000},"page":"246-248","source":"Crossref","is-referenced-by-count":39,"title":["A 0.98mW fractional-N ADPLL using 10b isolated constant-slope DTC with FOM of \u2212246dB for IoT applications in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Hanli","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dexian","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huy Cu","family":"Ngo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akira","family":"Matsuzawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"ref3","first-page":"174","article-title":"A 2. 7-to-4. 3GHz, 0. 16ps RMS-Jitter, ?246. 8dB-FOM, Digital Fractional-N Sampling PLL in 28nm CMOS","author":"gao","year":"2016","journal-title":"ISSCC"},{"key":"ref6","first-page":"178","article-title":"A 0. 5V 1. 6mW 2. 4GHz Fractional-N All-Digital PLL for Bluetooth LE with PVT-Insensitive TDC Using Switched-Capacitor Doubler in 28nm CMOS","author":"kuo","year":"0","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref5","first-page":"2745","article-title":"A 2. 9-4. 0GHz Fractional-N Digital PLL With Bang-Bang Phase Detector and 560fsrms Jitter at 4. 5mW Power","volume":"46","author":"tasca","year":"2011","journal-title":"IEEE JSSC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2414421"},{"key":"ref2","first-page":"420","article-title":"A 673?W 1. 8-to-2. 5GHz Dividerless Fractional-N Digital PLL with an Inherent Frequency-Capture Capability and a Phase-Dithering Spur Mitigation for loT Applications","author":"he","year":"2017","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757387"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310276.pdf?arnumber=8310276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T17:58:49Z","timestamp":1524074329000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310276","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}