{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:23:58Z","timestamp":1730276638651,"version":"3.28.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310287","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T15:53:18Z","timestamp":1521215598000},"page":"268-270","source":"Crossref","is-referenced-by-count":4,"title":["A 0.5-to-0.9V, 3-to-16Gb\/s, 1.6-to-3.1pJ\/b wireline transceiver equalizing 27dB loss at 10Gb\/s with clock-domain encoding using integrated pulse-width modulation (iPWM) in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Ashwin","family":"Ramachandran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"488","article-title":"A 16Gb\/s 3. 6pJ\/b wireline transceiver with phase domain equalization scheme: integrated pulse width modulation (iPWM) in 65nm CMOS","author":"ramachandran","year":"2017","journal-title":"ISSCC"},{"key":"ref3","first-page":"1276","article-title":"A 0. 47-0. 66 pJ\/bit, 4. 8-8 Gb\/s I\/O transceiver in 65nm CMOS","volume":"48","author":"song","year":"2013","journal-title":"IEEE JSSC"},{"key":"ref5","first-page":"182","article-title":"A 10Gb\/s compact low-power serial I\/O with DFE-IIR equalization in 65nm CMOS","author":"liu","year":"2009","journal-title":"ISSCC"},{"key":"ref2","first-page":"346","article-title":"A 0. 5-to-0. 75V, 3-to-8 Gbps\/lane, 385-to-790 fJ\/b, bi-directional, quad-lane forwarded-clock transceiver in 22nm CMOS","author":"inti","year":"0","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062928"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2018,2,11]]},"location":"San Francisco, CA","end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310287.pdf?arnumber=8310287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T21:58:56Z","timestamp":1524088736000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310287","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}