{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:59:02Z","timestamp":1774717142867,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310332","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T11:53:18Z","timestamp":1521201198000},"page":"358-360","source":"Crossref","is-referenced-by-count":36,"title":["A 24-to-72GS\/s 8b time-interleaved SAR ADC with 2.0-to-3.3pJ\/conversion and >30dB SNDR at nyquist in 14nm CMOS FinFET"],"prefix":"10.1109","author":[{"given":"Lukas","family":"Kull","sequence":"first","affiliation":[]},{"given":"Danny","family":"Luu","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Menolfi","sequence":"additional","affiliation":[]},{"given":"Matthias","family":"Braendli","sequence":"additional","affiliation":[]},{"given":"Pier Andrea","family":"Francese","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Morf","sequence":"additional","affiliation":[]},{"given":"Marcel","family":"Kossel","sequence":"additional","affiliation":[]},{"given":"Alessandro","family":"Cevrero","sequence":"additional","affiliation":[]},{"given":"Ilter","family":"Ozkaya","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Toifl","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870472"},{"key":"ref3","first-page":"378","article-title":"A 90GS\/s 8b 667mW 64x interleaved SAR ADC in 32nm digital SOI CMOS","author":"kull","year":"2014","journal-title":"ISSCC"},{"key":"ref6","article-title":"ADC Performance Survey 1997-2017","author":"murmann","year":"2017","journal-title":"ACCESS"},{"key":"ref5","first-page":"474","article-title":"A 10b 1. 5GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14nm CMOS FinFET","author":"kull","year":"2017","journal-title":"ISSCC"},{"key":"ref2","year":"2012","journal-title":"LUKE-ES 55-65 GSa\/s 8 bit ADC"},{"key":"ref1","first-page":"390","article-title":"A 40GS\/s 6b ADC in 65nm CMOS","author":"greshishchev","year":"2010","journal-title":"ISSCC"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310332.pdf?arnumber=8310332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T17:58:31Z","timestamp":1524074311000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310332\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310332","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}