{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:33:08Z","timestamp":1777127588702,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310342","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T15:53:18Z","timestamp":1521215598000},"page":"378-380","source":"Crossref","is-referenced-by-count":62,"title":["A 7.4-to-14GHz PLL with 54fs<inf>rms<\/inf> jitter in 16nm FinFET for integrated RF-data-converter SoCs"],"prefix":"10.1109","author":[{"given":"Didem","family":"Turker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ade","family":"Bekele","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Parag","family":"Upadhyaya","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bob","family":"Verbruggen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Erdmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brendan","family":"Farley","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yohan","family":"Frans","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"174","article-title":"A 2. 7-4. 3GHz $$ Jitter-246. 8dB FOM Digital Fractional-N Sampling PLL in 28nm CMOS","author":"gao","year":"2016","journal-title":"ISSCC"},{"key":"ref3","first-page":"139","article-title":"A 2. 2GHz Sub-Sampling PLL with $$ Jitter and-125dBc\/Hz In-Band Phase Noise at 700?W Loop-Components Power","author":"gao","year":"0","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008474"},{"key":"ref5","first-page":"422","article-title":"A 14nm Fractional-N Digital PLL with $$ Jitter and-78dBc Fractional Spur for Cellular RFICs","author":"yao","year":"2017","journal-title":"ISSCC"},{"key":"ref2","first-page":"280","article-title":"A 330mW 14b 6. 8GS\/s Dual-Mode RF DAC in 16nm FinFET Achieving-70. 8dBc ACPR in a 20MHz Channel at 5. 2GHz","author":"erdmann","year":"2017","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418109"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310342.pdf?arnumber=8310342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T21:58:58Z","timestamp":1524088738000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310342","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}