{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:18:07Z","timestamp":1778923087919,"version":"3.51.4"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310392","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T15:53:18Z","timestamp":1521215598000},"page":"478-480","source":"Crossref","is-referenced-by-count":84,"title":["An N40 256K\u00d744 embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance"],"prefix":"10.1109","author":[{"given":"Chung-Cheng","family":"Chou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zheng-Jun","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pei-Ling","family":"Tseng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Feng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Yang","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Chi","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Yung Jonathan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842856"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487708"},{"key":"ref2","first-page":"102","article-title":"Reliability Significant Improvement of Resistive Switching Memory by Dynamic Self-Adaptive Write Method","author":"song","year":"2013","journal-title":"Symp on VLSI Tech"},{"key":"ref1","first-page":"1315","article-title":"A $$ Logic-Based $$ ReRAM with Self-Adaptive Operation for Yield Enhancement and Power Reduction","volume":"48","author":"xue","year":"2013","journal-title":"JSSC"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310392.pdf?arnumber=8310392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,11]],"date-time":"2018-04-11T21:39:50Z","timestamp":1523482790000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310392\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310392","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}