{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,12]],"date-time":"2026-09-12T17:45:15Z","timestamp":1789235115704,"version":"build-2803163510"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310393","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T11:53:18Z","timestamp":1521201198000},"page":"480-482","source":"Crossref","is-referenced-by-count":75,"title":["A 1Mb 28nm STT-MRAM with 2.8ns read access time at 1.2V VDD using single-cap offset-cancelled sense amplifier and in-situ self-write-termination"],"prefix":"10.1109","author":[{"given":"Qing","family":"Dong","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhehong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jongyup","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiqun","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yi-Chun","family":"Shih","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu-Der","family":"Chih","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jonathan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"256","article-title":"Negative-Resistance Read and Write Schemes for STT-MRAM in $$ CMOS","author":"halupka","year":"2010","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977508"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417942"},{"key":"ref8","first-page":"108","article-title":"A 250-MHz 256b-I\/O 1-Mb STT-MRAM with Advanced Perpendicular MT J based Dual Cell for Nonvolatile Magnetic Caches to Reduce Active Power of Processors","author":"noguchi","year":"2013","journal-title":"Symp VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062963"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"ref1","first-page":"224","article-title":"Cycling Endurance Optimization Scheme for 1 Mb STT-MRAM in 40nm Technology","author":"yu","year":"2013","journal-title":"ISSCC"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310393.pdf?arnumber=8310393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T17:58:50Z","timestamp":1524074330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310393","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}