{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T20:10:28Z","timestamp":1760299828549},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310395","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T11:53:18Z","timestamp":1521201198000},"page":"484-486","source":"Crossref","is-referenced-by-count":10,"title":["A 20ns-write 45ns-read and 10<sup>14<\/sup>-cycle endurance memory module composed of 60nm crystalline oxide semiconductor transistors"],"prefix":"10.1109","author":[{"given":"Shuhei","family":"Maeda","sequence":"first","affiliation":[]},{"given":"Satoru","family":"Ohshita","sequence":"additional","affiliation":[]},{"given":"Kazuma","family":"Furutani","sequence":"additional","affiliation":[]},{"given":"Yuto","family":"Yakubo","sequence":"additional","affiliation":[]},{"given":"Takahiko","family":"Ishizu","sequence":"additional","affiliation":[]},{"given":"Tomoaki","family":"Atsumi","sequence":"additional","affiliation":[]},{"given":"Yoshinori","family":"Ando","sequence":"additional","affiliation":[]},{"given":"Daisuke","family":"Matsubayashi","sequence":"additional","affiliation":[]},{"given":"Kiyoshi","family":"Kato","sequence":"additional","affiliation":[]},{"given":"Takashi","family":"Okuda","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Shunpei","family":"Yamazaki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"162","article-title":"A 140 MHz 1 Mbit 2T1C Gain-Cell Memory with 60-nm Indium-Gallium-Zinc Oxid Transistor Embedded Into 65-nm CMOS Logic Process Technology","author":"ishizu","year":"2017","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573504"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2198969"},{"key":"ref5","first-page":"248","article-title":"A 0. 62mW Ultra-Low-Power Convolutional-Neural-Network Face-Recognition Processor and a CIS Integrated with Always-On Haar-Like Face Detector","author":"bong","year":"2017","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409770"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487802"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2018,2,11]]},"location":"San Francisco, CA","end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310395.pdf?arnumber=8310395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T17:58:13Z","timestamp":1524074293000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310395","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}