{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T21:15:15Z","timestamp":1774127715786,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310400","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T15:53:18Z","timestamp":1521215598000},"page":"494-496","source":"Crossref","is-referenced-by-count":231,"title":["A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors"],"prefix":"10.1109","author":[{"given":"Wei-Hao","family":"Chen","sequence":"first","affiliation":[]},{"given":"Kai-Xiang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Wei-Yu","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Kuo-Hsiang","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Pin-Yi","family":"Li","sequence":"additional","affiliation":[]},{"given":"Cheng-Han","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Cheng-Xin","family":"Xue","sequence":"additional","affiliation":[]},{"given":"En-Yu","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Yen-Kai","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Yun-Sheng","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Tzu-Hsiang","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Ya-Chin","family":"King","sequence":"additional","affiliation":[]},{"given":"Chorng-Jung","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"lin","year":"2016","journal-title":"Neural networks with few multiplications"},{"key":"ref3","first-page":"4107","article-title":"Binarized Neural Networks","author":"hubara","year":"2016","journal-title":"Proc NIPS"},{"key":"ref6","article-title":"A 462GOPs\/J RRAM-Based Nonvolatile Intelligent Processor for Energy Harvesting IoE System Featuring Nonvolatile Logics and Processing-In-Memory","author":"su","year":"2017","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746284"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870352"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310400.pdf?arnumber=8310400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T21:58:11Z","timestamp":1524088691000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310400","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}