{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T12:23:54Z","timestamp":1777724634597,"version":"3.51.4"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/isscc.2018.8310401","type":"proceedings-article","created":{"date-parts":[[2018,3,16]],"date-time":"2018-03-16T15:53:18Z","timestamp":1521215598000},"page":"496-498","source":"Crossref","is-referenced-by-count":163,"title":["A 65nm 4Kb algorithm-dependent computing-in-memory SRAM unit-macro with 2.3ns and 55.8TOPS\/W fully parallel product-sum operation for binary DNN edge processors"],"prefix":"10.1109","author":[{"given":"Win-San","family":"Khwa","sequence":"first","affiliation":[]},{"given":"Jia-Jing","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Jia-Fang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xin","family":"Si","sequence":"additional","affiliation":[]},{"given":"En-Yu","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Xiaoyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Pai-Yu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"260","article-title":"A 462GOPs\/J RRAM-Based Nonvolatile Intelligent Processor for Energy Harvesting IoE System Featuring Nonvolatile Logics and Processing-In-Memory","author":"su","year":"2017","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref3","article-title":"A Machine-learning Classifier Implemented in a Standard 6T SRAM Array","author":"zhang","year":"2016","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"ref5","author":"courbariaux","year":"2016","journal-title":"BinaryNet Training Deep Neural Networks with Weights and Activations Constrained to +1 or ?1"},{"key":"ref8","first-page":"314","article-title":"A 28nm 256Kb 6T-SRAM with 280mV Improvement in VMIN Using a Dual-Split-Control Assist Schemem","author":"chang","year":"2015","journal-title":"ISSCC"},{"key":"ref7","article-title":"Bitwise neural networks","author":"kim","year":"2015","journal-title":"Int Conf on Machine Learning Workshop on Resource-Efficient Machine Learning"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870352"},{"key":"ref1","first-page":"344","article-title":"A 0. 62mW Ultra-Low-Power Convolutional-Neural-Network Face-Recognition Processor and a CIS Integrated with Always-On Haar-Like Face Detector","author":"bong","year":"2017","journal-title":"ISSCC"}],"event":{"name":"2018 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2018,2,11]]},"end":{"date-parts":[[2018,2,15]]}},"container-title":["2018 IEEE International Solid - State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8304413\/8310156\/08310401.pdf?arnumber=8310401","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,18]],"date-time":"2018-04-18T21:58:03Z","timestamp":1524088683000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8310401\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2018.8310401","relation":{},"subject":[],"published":{"date-parts":[[2018,2]]}}}