{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T03:19:01Z","timestamp":1774667941757,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/isscc.2019.8662307","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T23:16:55Z","timestamp":1552951015000},"page":"402-404","source":"Crossref","is-referenced-by-count":43,"title":["25.2 A Reconfigurable RRAM Physically Unclonable Function Utilizing Post-Process Randomness Source With &lt;6\u00d710<sup>\u22126<\/sup> Native Bit Error Rate"],"prefix":"10.1109","author":[{"given":"Yachuan","family":"Pang","sequence":"first","affiliation":[]},{"given":"Bin","family":"Gao","sequence":"additional","affiliation":[]},{"given":"Dong","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Shengyu","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Qi","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Wei-Hao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Ting-Wei","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Wei-En","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Xiaoyu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[]},{"given":"He","family":"Qian","sequence":"additional","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417955"},{"key":"ref3","first-page":"278","article-title":"A 0.19pJ\/b PVT-Variation-Tolerant Hybrid Physically Unclonable Function Circuit for 100% Stable Secure Key Generation in 22nm CMOS","author":"mathew","year":"2014","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746284"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310218"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560287"},{"key":"ref1","first-page":"406","article-title":"A 1.6pJ\/bit 96% Stable Chip-ID Generating Circuit Using Process Variations","author":"su","year":"2007","journal-title":"ISSCC"}],"event":{"name":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2019,2,17]]},"end":{"date-parts":[[2019,2,21]]}},"container-title":["2019 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8656625\/8662285\/08662307.pdf?arnumber=8662307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:21:47Z","timestamp":1658262107000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2019.8662307","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}