{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:18:50Z","timestamp":1772205530817,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/isscc.2019.8662421","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T23:16:55Z","timestamp":1552951015000},"page":"482-484","source":"Crossref","is-referenced-by-count":27,"title":["30.5 A 1.41pJ\/b 56Gb\/s PAM-4 Wireline Receiver Employing Enhanced Pattern Utilization CDR and Genetic Adaptation Algorithms in 7nm CMOS"],"prefix":"10.1109","author":[{"given":"Shayan","family":"Shahramian","sequence":"first","affiliation":[]},{"given":"Behzad","family":"Dehlaghi","sequence":"additional","affiliation":[]},{"given":"Joshua","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Ryan","family":"Bespalko","sequence":"additional","affiliation":[]},{"given":"Dustin","family":"Dunwell","sequence":"additional","affiliation":[]},{"given":"James","family":"Bailey","sequence":"additional","affiliation":[]},{"given":"Bo","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Alireza","family":"Sharif-Bakhtiar","sequence":"additional","affiliation":[]},{"given":"Michael","family":"O'Farrell","sequence":"additional","affiliation":[]},{"given":"Kerry","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Anthony Chan","family":"Carusone","sequence":"additional","affiliation":[]},{"given":"David","family":"Cassan","sequence":"additional","affiliation":[]},{"given":"Davide","family":"Tonietto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"goldberg","year":"1989","journal-title":"Genetic Algorithms in Search Optimization and Machine Learning"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870287"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922076"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870285"},{"key":"ref1","first-page":"112","article-title":"A 4.9pJ\/b 16-to-64Gb\/s PAM-4 VSR Transceiver in 28nm FDSOI CMOS","author":"depaoli","year":"2018","journal-title":"ISSCC"}],"event":{"name":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2019,2,17]]},"end":{"date-parts":[[2019,2,21]]}},"container-title":["2019 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8656625\/8662285\/08662421.pdf?arnumber=8662421","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:22:52Z","timestamp":1658262172000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662421\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2019.8662421","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}