{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,6]],"date-time":"2026-01-06T13:42:07Z","timestamp":1767706927663,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/isscc.2019.8662443","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T23:16:55Z","timestamp":1552951015000},"page":"210-212","source":"Crossref","is-referenced-by-count":35,"title":["13.1 A 1.33Tb 4-bit\/Cell 3D-Flash Memory on a 96-Word-Line-Layer Technology"],"prefix":"10.1109","author":[{"given":"N.","family":"Shibata","sequence":"first","affiliation":[]},{"given":"K.","family":"Kanda","sequence":"additional","affiliation":[]},{"given":"T.","family":"Shimizu","sequence":"additional","affiliation":[]},{"given":"J.","family":"Nakai","sequence":"additional","affiliation":[]},{"given":"O.","family":"Nagao","sequence":"additional","affiliation":[]},{"given":"N.","family":"Kobayashi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Miakashi","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Nagadomi","sequence":"additional","affiliation":[]},{"given":"T.","family":"Nakano","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kawabe","sequence":"additional","affiliation":[]},{"given":"T.","family":"Shibuya","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sako","sequence":"additional","affiliation":[]},{"given":"K.","family":"Yanagidaira","sequence":"additional","affiliation":[]},{"given":"T.","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"H.","family":"Date","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sato","sequence":"additional","affiliation":[]},{"given":"T.","family":"Nakagawa","sequence":"additional","affiliation":[]},{"given":"H.","family":"Takamoto","sequence":"additional","affiliation":[]},{"given":"J.","family":"Musha","sequence":"additional","affiliation":[]},{"given":"T.","family":"Minamoto","sequence":"additional","affiliation":[]},{"given":"M.","family":"Uda","sequence":"additional","affiliation":[]},{"given":"D.","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"K.","family":"Sakurai","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yamashita","sequence":"additional","affiliation":[]},{"given":"J.","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"R.","family":"Tachibana","sequence":"additional","affiliation":[]},{"given":"T.","family":"Takagiwa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Sugimoto","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ogawa","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Ochi","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kawaguchi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kojima","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ogawa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Hashiguchi","sequence":"additional","affiliation":[]},{"given":"R.","family":"Fukuda","sequence":"additional","affiliation":[]},{"given":"M.","family":"Masuda","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kawakami","sequence":"additional","affiliation":[]},{"given":"T.","family":"Someya","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Kajitani","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Matsumoto","sequence":"additional","affiliation":[]},{"given":"N.","family":"Morozumi","sequence":"additional","affiliation":[]},{"given":"J.","family":"Sato","sequence":"additional","affiliation":[]},{"given":"N.","family":"Raghunathan","sequence":"additional","affiliation":[]},{"given":"Y. L.","family":"Koh","sequence":"additional","affiliation":[]},{"given":"S.","family":"Chen","sequence":"additional","affiliation":[]},{"given":"J.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nasu","sequence":"additional","affiliation":[]},{"given":"H.","family":"Sugawara","sequence":"additional","affiliation":[]},{"given":"K.","family":"Hosono","sequence":"additional","affiliation":[]},{"given":"T.","family":"Hisada","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kaneko","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nakamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"444","article-title":"A 3bit\/Cell 32Gb NAND Flash Memory at 34nm with 6MB\/s Program Throughput and with Dynamic 2b\/Cell Blocks Configuration Mode for a Program Throughput Increase up to 13MB\/s","author":"marotta","year":"2010","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"ref6","first-page":"430","article-title":"A 120mm2 16Gb 4-MLC NAND Flash Memory with 43nm CMOS Technology","author":"kanda","year":"2008","journal-title":"ISSCC"},{"key":"ref5","first-page":"929","article-title":"A 70nm 16Gb 16-level-cell NAND flash memory","volume":"43","author":"shibata","year":"2008","journal-title":"JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310321"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7062960"}],"event":{"name":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2019,2,17]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2019,2,21]]}},"container-title":["2019 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8656625\/8662285\/08662443.pdf?arnumber=8662443","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:23:06Z","timestamp":1658262186000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662443\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2019.8662443","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}