{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:11Z","timestamp":1772725571109,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/isscc.2019.8662445","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T23:16:55Z","timestamp":1552951015000},"page":"218-220","source":"Crossref","is-referenced-by-count":64,"title":["13.5 A 512Gb 3-bit\/Cell 3D Flash Memory on 128-Wordline-Layer with 132MB\/s Write Performance Featuring Circuit-Under-Array Technology"],"prefix":"10.1109","author":[{"given":"Chang","family":"Siau","sequence":"first","affiliation":[]},{"given":"Kwang-Ho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Seungpil","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Katsuaki","family":"Isobe","sequence":"additional","affiliation":[]},{"given":"Noboru","family":"Shibata","sequence":"additional","affiliation":[]},{"given":"Kapil","family":"Verma","sequence":"additional","affiliation":[]},{"given":"Takuya","family":"Ariki","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jong","family":"Yuh","sequence":"additional","affiliation":[]},{"given":"Anirudh","family":"Amarnath","sequence":"additional","affiliation":[]},{"given":"Qui","family":"Nguyen","sequence":"additional","affiliation":[]},{"given":"Ohwon","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Stanley","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Heguang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Hua-Ling","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Tai-yuan","family":"Tseng","sequence":"additional","affiliation":[]},{"given":"Steve","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Siddhesh","family":"Darne","sequence":"additional","affiliation":[]},{"given":"Pradeep","family":"Anantula","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Yap","sequence":"additional","affiliation":[]},{"given":"Hardwell","family":"Chibvongodze","sequence":"additional","affiliation":[]},{"given":"Hitoshi","family":"Miwa","sequence":"additional","affiliation":[]},{"given":"Minoru","family":"Yamashita","sequence":"additional","affiliation":[]},{"given":"Mitsuyuki","family":"Watanabe","sequence":"additional","affiliation":[]},{"given":"Koichiro","family":"Hayashi","sequence":"additional","affiliation":[]},{"given":"Yosuke","family":"Kato","sequence":"additional","affiliation":[]},{"given":"Toru","family":"Miwa","sequence":"additional","affiliation":[]},{"given":"Jang Yong","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Masatoshi","family":"Okumura","sequence":"additional","affiliation":[]},{"given":"Naoki","family":"Ookuma","sequence":"additional","affiliation":[]},{"given":"Muralikrishna","family":"Balaga","sequence":"additional","affiliation":[]},{"given":"Venky","family":"Ramachandra","sequence":"additional","affiliation":[]},{"given":"Aki","family":"Matsuda","sequence":"additional","affiliation":[]},{"given":"Swaroop","family":"Kulkani","sequence":"additional","affiliation":[]},{"given":"Raghavendra","family":"Rachineni","sequence":"additional","affiliation":[]},{"given":"Pai K.","family":"Manjunath","sequence":"additional","affiliation":[]},{"given":"Masahito","family":"Takehara","sequence":"additional","affiliation":[]},{"given":"Anil","family":"Pai","sequence":"additional","affiliation":[]},{"given":"Srinivas","family":"Rajendra","sequence":"additional","affiliation":[]},{"given":"Toshiki","family":"Hisada","sequence":"additional","affiliation":[]},{"given":"Ryo","family":"Fukuda","sequence":"additional","affiliation":[]},{"given":"Naoya","family":"Tokiwa","sequence":"additional","affiliation":[]},{"given":"Kazuaki","family":"Kawaguchi","sequence":"additional","affiliation":[]},{"given":"Masashi","family":"Yamaoka","sequence":"additional","affiliation":[]},{"given":"Hiromitsu","family":"Komai","sequence":"additional","affiliation":[]},{"given":"Takatoshi","family":"Minamoto","sequence":"additional","affiliation":[]},{"given":"Masaki","family":"Unno","sequence":"additional","affiliation":[]},{"given":"Susumu","family":"Ozawa","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"Tomoo","family":"Hishida","sequence":"additional","affiliation":[]},{"given":"Yasuyuki","family":"Kajitani","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870328"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417947"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"ref5","first-page":"128","article-title":"A Low-Power 64Gb MLC NAND-Flash Memory in 15nm CMOS Technology","author":"sako","year":"2015","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310321"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"}],"event":{"name":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2019,2,17]]},"end":{"date-parts":[[2019,2,21]]}},"container-title":["2019 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8656625\/8662285\/08662445.pdf?arnumber=8662445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:21:47Z","timestamp":1658262107000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662445\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2019.8662445","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}