{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T10:50:21Z","timestamp":1775645421876,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/isscc.2019.8662490","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T19:16:55Z","timestamp":1552936615000},"page":"62-64","source":"Crossref","is-referenced-by-count":18,"title":["3.3 A 5GS\/s 158.6mW 12b Passive-Sampling 8\u00d7-Interleaved Hybrid ADC with 9.4 ENOB and 160.5dB FoM<inf>S<\/inf> in 28nm CMOS"],"prefix":"10.1109","author":[{"given":"Athanasios","family":"Ramkaj","sequence":"first","affiliation":[]},{"given":"Juan Carlos Pena","family":"Ramos","sequence":"additional","affiliation":[]},{"given":"Yifan","family":"Lyu","sequence":"additional","affiliation":[]},{"given":"Maarten","family":"Strackx","sequence":"additional","affiliation":[]},{"given":"J. M.","family":"Marcel Pelgrom","sequence":"additional","affiliation":[]},{"given":"Michiel","family":"Steyaert","sequence":"additional","affiliation":[]},{"given":"Marian","family":"Verhelst","sequence":"additional","affiliation":[]},{"given":"Filip","family":"Tavernier","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"288","article-title":"A 12b 10GS\/s Interleaved Pipeline ADC in 28nm CMOS Technology","author":"devarajan","year":"2017","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502306"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418109"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418108"}],"event":{"name":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2019,2,17]]},"end":{"date-parts":[[2019,2,21]]}},"container-title":["2019 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8656625\/8662285\/08662490.pdf?arnumber=8662490","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T16:21:47Z","timestamp":1658247707000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662490\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2019.8662490","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}