{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:46:58Z","timestamp":1762033618339,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,2,1]],"date-time":"2019-02-01T00:00:00Z","timestamp":1548979200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,2]]},"DOI":"10.1109\/isscc.2019.8662526","type":"proceedings-article","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T23:16:55Z","timestamp":1552951015000},"page":"320-322","source":"Crossref","is-referenced-by-count":14,"title":["19.5 Digital Leakage Compensation for a Low-Power and Low-Jitter 0.5-to-5GHz PLL in 10nm FinFET CMOS Technology"],"prefix":"10.1109","author":[{"given":"Yongping","family":"Fan","sequence":"first","affiliation":[]},{"given":"Bo","family":"Xiang","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"James S.","family":"Ayers","sequence":"additional","affiliation":[]},{"given":"Kuan-Yueh James","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Andrey","family":"Mezhiba","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418042"},{"key":"ref3","first-page":"246","article-title":"A TDC-Less ADPLL with 200-to-3200MHz Range and 3 mW Power Dissipation for Mobile SoC Clocking in 22nm CMOS","author":"august","year":"2012","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2007.7.1.011"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2056013"},{"key":"ref7","first-page":"1795","article-title":"Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL","volume":"38","author":"maneatis","year":"2003","journal-title":"IEEE JSSC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870304"},{"key":"ref1","first-page":"330","article-title":"A 0.17-to-3.5mW 0.15-to-5GHz SoC PLL with 15 dB Build-In Supply Noise Rejection and Self-Bandwidth Control in 14 nm CMOS","author":"shen","year":"2016","journal-title":"ISSCC"}],"event":{"name":"2019 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2019,2,17]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2019,2,21]]}},"container-title":["2019 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8656625\/8662285\/08662526.pdf?arnumber=8662526","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,19]],"date-time":"2022-07-19T20:22:52Z","timestamp":1658262172000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8662526\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2019.8662526","relation":{},"subject":[],"published":{"date-parts":[[2019,2]]}}}