{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T18:09:34Z","timestamp":1772302174104,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/isscc19947.2020.9062895","type":"proceedings-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T06:26:02Z","timestamp":1586845562000},"page":"254-256","source":"Crossref","is-referenced-by-count":22,"title":["16.3 A Single-Channel 5.5mW 3.3GS\/s 6b Fully Dynamic Pipelined ADC with Post-Amplification Residue Generation"],"prefix":"10.1109","author":[{"given":"Zihao","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Lai","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Jorge","family":"Lagos","sequence":"additional","affiliation":[]},{"given":"Ewout","family":"Martens","sequence":"additional","affiliation":[]},{"given":"Yan","family":"Zhu","sequence":"additional","affiliation":[]},{"given":"Chi-Hang","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[]},{"given":"Rui P.","family":"Martins","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2582852"},{"key":"ref3","first-page":"288","article-title":"A 65-nm CMOS 6-bit 2.5-GS\/s 7.5-mW 8× Time-Domain Interpolating Flash ADC With Sequential Slope-Matching Offset Calibration","volume":"54","author":"oh","year":"2019","journal-title":"IEEE JSSC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585935"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433925"},{"key":"ref2","first-page":"26","article-title":"A 6b 3GS\/s 11mW Fully Dynamic Flash ADC in 40nm CMOS with Reduced Number of Comparators","author":"shu","year":"2012","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref1","first-page":"264c","article-title":"An 8.5mW 5GS\/s 6b Flash ADC with Dynamic Offset Calibration in 32nm CMOS SOI","author":"chen","year":"2013","journal-title":"IEEE Symp VLSI Circuits"}],"event":{"name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,2,16]]},"end":{"date-parts":[[2020,2,20]]}},"container-title":["2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9046640\/9062887\/09062895.pdf?arnumber=9062895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:53:24Z","timestamp":1656453204000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9062895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc19947.2020.9062895","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}