{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T16:46:16Z","timestamp":1772642776426,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/isscc19947.2020.9062937","type":"proceedings-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T02:26:02Z","timestamp":1586831162000},"page":"338-340","source":"Crossref","is-referenced-by-count":22,"title":["22.5 An 8nm 18Gb\/s\/pin GDDR6 PHY with TX Bandwidth Extension and RX Training Technique"],"prefix":"10.1109","author":[{"given":"Soo-Min","family":"Lee","sequence":"first","affiliation":[]},{"given":"Kihwan","family":"Seong","sequence":"additional","affiliation":[]},{"given":"Joohee","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Hyoungjoong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jaehyun","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Shinyoung","family":"Yi","sequence":"additional","affiliation":[]},{"given":"Juyoung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Eunsu","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sukhyun","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Sangyun","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Jihun","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Kwanyeob","family":"Chae","sequence":"additional","affiliation":[]},{"given":"Kyoung-Hoi","family":"Koo","sequence":"additional","affiliation":[]},{"given":"Sanghune","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jongshin","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Jaehong","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1276","article-title":"A 0.47–0.66 pJ\/bit, 4.8-8 Gb\/s I\/O Transceiver in 65nm CMOS","volume":"48","author":"song","year":"2013","journal-title":"JSSC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746262"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870429"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310258"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310255"}],"event":{"name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,2,16]]},"end":{"date-parts":[[2020,2,20]]}},"container-title":["2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9046640\/9062887\/09062937.pdf?arnumber=9062937","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T17:53:23Z","timestamp":1656438803000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9062937\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc19947.2020.9062937","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}