{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T10:18:21Z","timestamp":1756462701795,"version":"3.28.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/isscc19947.2020.9062939","type":"proceedings-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T06:26:02Z","timestamp":1586845562000},"page":"276-278","source":"Crossref","is-referenced-by-count":15,"title":["25.5 A Self-Calibrated 1.2-to-3.8GHz 0.0052mm2 Synthesized Fractional-N MDLL Using a 2b Time-Period Comparator in 22nm FinFET CMOS"],"prefix":"10.1109","author":[{"given":"Somnath","family":"Kundu","sequence":"first","affiliation":[]},{"given":"Likai","family":"Chai","sequence":"additional","affiliation":[]},{"given":"Kailash","family":"Chandrashekar","sequence":"additional","affiliation":[]},{"given":"Stefano","family":"Pellerano","sequence":"additional","affiliation":[]},{"given":"Brent","family":"Carlton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"391","article-title":"A 2 GHz Synthesized Fractional-N ADPLL With Dual-Referenced Interpolating TDC","volume":"51","author":"kim","year":"2016","journal-title":"IEEE JSSC"},{"key":"ref3","first-page":"252","article-title":"A 0.048mm2 3mW Synthesizable Fractional-N PLL with a Soft Injection-Locking Technique","author":"deng","year":"2015","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310214"},{"key":"ref5","first-page":"154","article-title":"A 0.0047mm2 Highly Synthesizable TDC- and DCO-Less Fractional-N PLL with a Seamless Lock Range of fREF to 1 GHz","author":"cho","year":"2017","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2473667"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310212"}],"event":{"name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2020,2,16]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2020,2,20]]}},"container-title":["2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9046640\/9062887\/09062939.pdf?arnumber=9062939","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:57:18Z","timestamp":1656453438000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9062939\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc19947.2020.9062939","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}