{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:23:59Z","timestamp":1774967039270,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/isscc19947.2020.9062995","type":"proceedings-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T06:26:02Z","timestamp":1586845562000},"page":"246-248","source":"Crossref","is-referenced-by-count":172,"title":["15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips"],"prefix":"10.1109","author":[{"given":"Xin","family":"Si","sequence":"first","affiliation":[]},{"given":"Yung-Ning","family":"Tu","sequence":"additional","affiliation":[]},{"given":"Wei-Hsing","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Jian-Wei","family":"Su","sequence":"additional","affiliation":[]},{"given":"Pei-Jung","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Jing-Hong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Ta-Wei","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Ssu-Yen","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Ruhui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yen-Chi","family":"Chou","sequence":"additional","affiliation":[]},{"given":"Zhixiao","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Syuan-Hao","family":"Sie","sequence":"additional","affiliation":[]},{"given":"Wei-Chen","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Yun-Chen","family":"Lo","sequence":"additional","affiliation":[]},{"given":"Tai-Hsing","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Tzu-Hsiang","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Yen-Kai","family":"Chen","sequence":"additional","affiliation":[]},{"given":"William","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Chung-Chuan","family":"Lo","sequence":"additional","affiliation":[]},{"given":"Ren-Shuo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Chih-Cheng","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Kea-Tiong","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Nan-Chun","family":"Lien","sequence":"additional","affiliation":[]},{"given":"Wei-Chiang","family":"Shih","sequence":"additional","affiliation":[]},{"given":"Yajuan","family":"He","sequence":"additional","affiliation":[]},{"given":"Qiang","family":"Li","sequence":"additional","affiliation":[]},{"given":"Meng-Fan","family":"Chang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"496","article-title":"A 65nm 4Kb Algorithm-Dependent Computing-In-Memory SRAM Unit-Macro with 2.3ns and 55.8 TOPS\/W Fully Parallel Product-Sum Operation for Binary DNN Edge Processors","author":"khwa","year":"2018","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref5","first-page":"490","article-title":"A 42pJ\/decision 3.12 TOPS\/W Robust In-Memory Machine Learning Classifier with On-Chip Training","author":"gonugondla","year":"2018","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662435"},{"key":"ref1","first-page":"397","article-title":"A Twin-8T SRAM Computation-in-Memory Macro for Multiple-bit CNN based Machine Learning","author":"si","year":"2019","journal-title":"ISSCC"}],"event":{"name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,2,16]]},"end":{"date-parts":[[2020,2,20]]}},"container-title":["2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9046640\/9062887\/09062995.pdf?arnumber=9062995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:53:16Z","timestamp":1656453196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9062995\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc19947.2020.9062995","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}