{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T00:56:52Z","timestamp":1775609812914,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/isscc19947.2020.9063117","type":"proceedings-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T06:26:02Z","timestamp":1586845562000},"page":"220-221","source":"Crossref","is-referenced-by-count":46,"title":["13.2 A 1Tb 4b\/Cell 96-Stacked-WL 3D NAND Flash Memory with 30MB\/s Program Throughput Using Peripheral Circuit Under Memory Cell Array Technique"],"prefix":"10.1109","author":[{"given":"Hwang","family":"Huh","sequence":"first","affiliation":[]},{"given":"Wanik","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Jinhaeng","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Yujong","family":"Noh","sequence":"additional","affiliation":[]},{"given":"Yongsoon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sunghwa","family":"Ok","sequence":"additional","affiliation":[]},{"given":"Jongwoo","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kayoung","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Hyunchul","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Geonu","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Kangwoo","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kwanho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Heejoo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sooyeol","family":"Chai","sequence":"additional","affiliation":[]},{"given":"Chankeun","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Hanna","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Chanhui","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Yujin","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jayoon","family":"Goo","sequence":"additional","affiliation":[]},{"given":"Jangwon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Juhyeong","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Heonki","family":"Kirr","sequence":"additional","affiliation":[]},{"given":"Kangwook","family":"Jo","sequence":"additional","affiliation":[]},{"given":"Cheoljoong","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyeonsu","family":"Nam","sequence":"additional","affiliation":[]},{"given":"Hyunseok","family":"Song","sequence":"additional","affiliation":[]},{"given":"Sangkyu","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Woopyo","family":"Jeong","sequence":"additional","affiliation":[]},{"given":"Kun-Ok","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Tae-Sung","family":"Jung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"328","article-title":"A 93.4mm2 64Gb MLC NAND-Flash Memory with 16nm CMOS Technology","author":"choi","year":"2014","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662445"},{"key":"ref2","first-page":"210","article-title":"A 1.33Tb 4-bit\/Cell 3D-Flash Memory on a 96-Word-Line-layer Technology","author":"shibata","year":"2019","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310323"}],"event":{"name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,2,16]]},"end":{"date-parts":[[2020,2,20]]}},"container-title":["2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9046640\/9062887\/09063117.pdf?arnumber=9063117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:53:24Z","timestamp":1656453204000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9063117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc19947.2020.9063117","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}