{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T15:58:25Z","timestamp":1774540705201,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/isscc19947.2020.9063154","type":"proceedings-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T06:26:02Z","timestamp":1586845562000},"page":"226-228","source":"Crossref","is-referenced-by-count":16,"title":["13.5 A 128Gb 1b\/Cell 96-Word-Line-Layer 3D Flash Memory to Improve Random Read Latency with t<sub>PROG<\/sub>=75\u00b5s and t<sub>R<\/sub>=4\u00b5s"],"prefix":"10.1109","author":[{"given":"Toshiyuki","family":"Kouchi","sequence":"first","affiliation":[]},{"given":"Noriyasu","family":"Kumazaki","sequence":"additional","affiliation":[]},{"given":"Masashi","family":"Yamaoka","sequence":"additional","affiliation":[]},{"given":"Sanad","family":"Bushnaq","sequence":"additional","affiliation":[]},{"given":"Takuyo","family":"Kodama","sequence":"additional","affiliation":[]},{"given":"Yuki","family":"Ishizaki","sequence":"additional","affiliation":[]},{"given":"Yoko","family":"Deguchi","sequence":"additional","affiliation":[]},{"given":"Akio","family":"Sugahara","sequence":"additional","affiliation":[]},{"given":"Akihiro","family":"Imamoto","sequence":"additional","affiliation":[]},{"given":"Norichika","family":"Asaoka","sequence":"additional","affiliation":[]},{"given":"Ryosuke","family":"Isomura","sequence":"additional","affiliation":[]},{"given":"Takaya","family":"Handa","sequence":"additional","affiliation":[]},{"given":"Junichi","family":"Sato","sequence":"additional","affiliation":[]},{"given":"Hiromitsu","family":"Komai","sequence":"additional","affiliation":[]},{"given":"Atsushi","family":"Okuyama","sequence":"additional","affiliation":[]},{"given":"Naoaki","family":"Kanagawa","sequence":"additional","affiliation":[]},{"given":"Yasufumi","family":"Kajiyama","sequence":"additional","affiliation":[]},{"given":"Yuri","family":"Terada","sequence":"additional","affiliation":[]},{"given":"Hidekazu","family":"Ohnishi","sequence":"additional","affiliation":[]},{"given":"Hiroki","family":"Yabe","sequence":"additional","affiliation":[]},{"given":"Cynthia","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Mami","family":"Kakoi","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Yoshihara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662445"},{"key":"ref3","first-page":"422","article-title":"A 19nm 112.8mm2 64Gb Multi-Level Flash Memory with 400Mb\/s\/pin 1.8V Toggle Mode Interface","author":"shibata","year":"2012","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310321"},{"key":"ref2","first-page":"338","article-title":"A Flash Memory Controller for 15&#x00B5;s Ultra-Low-Latency SSD Using High-Speed 3D NAND Flash with 3&#x00B5;s Read Time","author":"cheong","year":"2018","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2905852"}],"event":{"name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,2,16]]},"end":{"date-parts":[[2020,2,20]]}},"container-title":["2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9046640\/9062887\/09063154.pdf?arnumber=9063154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:53:24Z","timestamp":1656453204000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9063154\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc19947.2020.9063154","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}