{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T20:04:33Z","timestamp":1774641873617,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,2,1]],"date-time":"2020-02-01T00:00:00Z","timestamp":1580515200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,2]]},"DOI":"10.1109\/isscc19947.2020.9063158","type":"proceedings-article","created":{"date-parts":[[2020,4,14]],"date-time":"2020-04-14T06:26:02Z","timestamp":1586845562000},"page":"396-398","source":"Crossref","is-referenced-by-count":5,"title":["25.9 Reconfigurable Transient Current-Mode Global Interconnect Circuits in 10nm CMOS for High-Performance Processors with Wide Voltage-Frequency Operating Range"],"prefix":"10.1109","author":[{"given":"Mark A.","family":"Anders","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seongjong","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregory K.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raghavan","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H. Ekin","family":"Sumbul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phil C.","family":"Knag","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Monodeep","family":"Kar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven K.","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vikram","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanu K.","family":"Mathew","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram K.","family":"Krishnamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"180","article-title":"A Source-Synchronous 90Gb\/S Capacitively Driven Serial On-Chlo Link Over 6mm in 65nm CMOS","author":"walter","year":"2012","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433993"},{"key":"ref6","first-page":"392","article-title":"A 16Gb\/s Adaptive Bandwidth On-chip Bus based on Hybrid Current\/Voltage Model Signaling","author":"bashirullah","year":"2004","journal-title":"IEEE Symp on VLSI Circuits"},{"key":"ref5","first-page":"262","article-title":"A 95fJ\/b Current-Mode Transceiver for 10mm On-Chip Interconnect","author":"lee","year":"2013","journal-title":"ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268472"},{"key":"ref7","first-page":"440","article-title":"Reconfigurable Clock Networks For Random Skew Mitigation From Subthreshold To Nominal Voltaoe","author":"lin","year":"2017","journal-title":"ISSCC"},{"key":"ref2","first-page":"66","article-title":"A 4Gb\/s\/ch 356fJ\/b 10mm Equalized On-Chip Interconnect with Nonlinear Charge-Injecting Transmit Filter and Transimpedance Receiver in 90nm CMOS","author":"kim","year":"2009","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.12"}],"event":{"name":"2020 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2020,2,16]]},"end":{"date-parts":[[2020,2,20]]}},"container-title":["2020 IEEE International Solid- State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9046640\/9062887\/09063158.pdf?arnumber=9063158","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:53:16Z","timestamp":1656453196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9063158\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc19947.2020.9063158","relation":{},"subject":[],"published":{"date-parts":[[2020,2]]}}}