{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T07:51:54Z","timestamp":1769932314865,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9365774","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T16:23:11Z","timestamp":1614788591000},"page":"54-56","source":"Crossref","is-referenced-by-count":8,"title":["4.1 A 7nm 5G Mobile SoC Featuring a 3.0GHz Tri-Gear Application Processor Subsystem"],"prefix":"10.1109","author":[{"given":"Hsinchen","family":"Chen","sequence":"first","affiliation":[]},{"given":"Rolf","family":"Lagerquist","sequence":"additional","affiliation":[]},{"given":"Ashish","family":"Nayak","sequence":"additional","affiliation":[]},{"given":"Hugh","family":"Mair","sequence":"additional","affiliation":[]},{"given":"Gokulakrishnan","family":"Manoharan","sequence":"additional","affiliation":[]},{"given":"Ericbill","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Gordon","family":"Gammie","sequence":"additional","affiliation":[]},{"given":"Efron","family":"Ho","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Rajagopalan","sequence":"additional","affiliation":[]},{"given":"Lee-Kee","family":"Yong","sequence":"additional","affiliation":[]},{"given":"Ramu","family":"Madhavaram","sequence":"additional","affiliation":[]},{"given":"Madhur","family":"Jagota","sequence":"additional","affiliation":[]},{"given":"Chi-Jui","family":"Chung","sequence":"additional","affiliation":[]},{"given":"Sudhakar","family":"Maruthi","sequence":"additional","affiliation":[]},{"given":"Jenny","family":"Wiedemeier","sequence":"additional","affiliation":[]},{"given":"Tao","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Henry","family":"Hsieh","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Dia","sequence":"additional","affiliation":[]},{"given":"Amjad","family":"Sikiligiri","sequence":"additional","affiliation":[]},{"given":"Manzur","family":"Rahman","sequence":"additional","affiliation":[]},{"given":"Barry","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Curtis","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Vincent","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Elly","family":"Chiang","sequence":"additional","affiliation":[]},{"given":"Cheng-Yuh","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Po-Yang","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Wade","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Achuta","family":"Thippana","sequence":"additional","affiliation":[]},{"given":"SA","family":"Huang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"4a.5.1","article-title":"Duty-Cycle Shift Under Asymmetric BTI Aging: A Simple Characterization Method and its Application to SRAM Timing","author":"wang","year":"2013","journal-title":"IRPS"},{"key":"ref3","first-page":"48","article-title":"A 7nm High-Performance and Energy-Efficient Mobile Application Processor with Tri-Cluster CPUs and a Sparsity-Aware NPU","author":"kim","year":"2020","journal-title":"ISSCC"},{"key":"ref5","first-page":"112c","article-title":"An Adaptive Clocking Control Circuit with 7.5% Frequency Gain for SPARC Processors","author":"hashimoto","year":"2017","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870258"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062897"}],"event":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,2,13]]},"end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09365774.pdf?arnumber=9365774","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T11:42:10Z","timestamp":1652182930000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9365774\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9365774","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}