{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T17:42:32Z","timestamp":1776274952321,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9365775","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T21:23:11Z","timestamp":1614806591000},"page":"451-453","source":"Crossref","is-referenced-by-count":40,"title":["32.6 A K-Band 12.1-to-16.6GHz Subsampling ADPLL with 47.3fs<sub>rms<\/sub> Jitter Based on a Stochastic Flash TDC and Coupled Dual-Core DCO in 16nm FinFET CMOS"],"prefix":"10.1109","author":[{"given":"Edwin","family":"Thaller","sequence":"first","affiliation":[]},{"given":"Run","family":"Levinger","sequence":"additional","affiliation":[]},{"given":"Evgeny","family":"Shumaker","sequence":"additional","affiliation":[]},{"given":"Aryeh","family":"Farber","sequence":"additional","affiliation":[]},{"given":"Sergey","family":"Bershansky","sequence":"additional","affiliation":[]},{"given":"Nir","family":"Geron","sequence":"additional","affiliation":[]},{"given":"Ashoke","family":"Ravi","sequence":"additional","affiliation":[]},{"given":"Rotem","family":"Banin","sequence":"additional","affiliation":[]},{"given":"Jasmin","family":"Kadry","sequence":"additional","affiliation":[]},{"given":"Gil","family":"Horovitz","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Krassnitzer","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Duller","sequence":"additional","affiliation":[]},{"given":"Patrick","family":"Torta","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Elzinga","sequence":"additional","affiliation":[]},{"given":"Kamran","family":"Azadet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2604008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529218"},{"key":"ref10","first-page":"258","article-title":"A 76fsrms Jitter and -40dBc Integrated-Phase-Noise 28-to-31GHz Frequency Synthesizer Based on Digital Sub-Sampling PLL Using Optimally Spaced Voltage Comparators and Background Loop-Gain Optimization","author":"kim","year":"2019","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259031"},{"key":"ref11","first-page":"276","article-title":"A 21.7-to-26.5GHz Charge-Sharing Locking Quadrature PLL with Implicit Digital Frequency-Tracking Loop Achieving 75fs Jitter and -250 dB FoM","author":"hu","year":"2020","journal-title":"ISSCC"},{"key":"ref5","first-page":"163","article-title":"X-band NMOS and CMOS Cross-Coupled DCO&#x2019;s with a &#x201C;Folded&#x201D; Common-Mode Resonator Exhibiting 188.5 dBc\/Hz FoM with 29.5% Tuning Range in 16-nm CMOS FinFet","author":"levinger","year":"2019","journal-title":"IEEE RFIC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063135"},{"key":"ref7","first-page":"378","article-title":"A 7.4-to-14GHz PLL with 54fsrms Jitter in 16nm FinFET for Integrated RF-Data-Converter SoCs","author":"turker","year":"2018","journal-title":"ISSCC"},{"key":"ref2","first-page":"143","article-title":"A 9.2&#x2013;12GHz, 90nm Digital Fractional-N Synthesizer with Stochastic TDC Calibration and -35\/ -41 dBc Integrated Phase Noise in the 5\/2.5GHz Bands","author":"ravi","year":"2010","journal-title":"Symp on VLSI Circuits"},{"key":"ref9","first-page":"268","article-title":"A 66fsrms Jitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking","author":"santiccioli","year":"2020","journal-title":"ISSCC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2015.7338420"}],"event":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,2,13]]},"end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09365775.pdf?arnumber=9365775","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:07Z","timestamp":1652197327000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9365775\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9365775","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}