{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T10:44:32Z","timestamp":1766486672143,"version":"build-2065373602"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9365810","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T21:23:11Z","timestamp":1614806591000},"page":"188-190","source":"Crossref","is-referenced-by-count":14,"title":["11.5 A 23.9-to-29.4GHz Digital LC-PLL with a Coupled Frequency Doubler for Wireline Applications in 10nm FinFET"],"prefix":"10.1109","author":[{"given":"Dongseok","family":"Shin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyung Seok","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chuan-chang","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Priya","family":"Wali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Savyasaachi Keshava","family":"Murthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongping","family":"Fan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 224Gb\/s DAC-based PAM-4 transmitter with 8-tap FFE in 10nm CMOS","author":"kim","year":"2021","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063081"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063024"},{"key":"ref6","first-page":"755","article-title":"A low-noise fractional-N digital frequency synthesizer with implicit frequency tripling for mm-wave applications","volume":"54","author":"zong","year":"2019","journal-title":"IEEE JSSC"},{"key":"ref11","first-page":"268","article-title":"A 30GHz digital sub-sampling fractional-N PLL with 198fsrms jitter in 65nm LP CMOS","author":"grimaldi","year":"2019","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063044"},{"key":"ref12","first-page":"258","article-title":"A 76fsrms jitter and -40 dBc integrated-phase-noise 28-to-31GHz frequency synthesizer based on digital sub-sampling PLL using optimally spaced voltage comparators and background loop-gain optimization","author":"kim","year":"2019","journal-title":"ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782762"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2818681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662361"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063130"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310204"}],"event":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","start":{"date-parts":[[2021,2,13]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09365810.pdf?arnumber=9365810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:10Z","timestamp":1652197330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9365810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9365810","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}