{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T14:34:08Z","timestamp":1777127648571,"version":"3.51.4"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006477","name":"National Taiwan University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100006477","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9365821","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T21:23:11Z","timestamp":1614806591000},"page":"412-414","source":"Crossref","is-referenced-by-count":7,"title":["29.5 A 0.008mm<sup>2<\/sup> 1.5mW 0.625-to-200MHz Fractional Output Divider with 120fs<sub>rms<\/sub> Jitter Based on Replica-DTC-Free Background Calibration"],"prefix":"10.1109","author":[{"given":"Chun-Yu","family":"Lin","sequence":"first","affiliation":[]},{"given":"Yu-Ting","family":"Hung","sequence":"additional","affiliation":[]},{"given":"Tun-Ju","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Tsung-Hsien","family":"Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Web-Customizable, Any-Frequency, Any-Output Quad Clock Generator\/Buffer","volume":"1","year":"2015","journal-title":"Si5335 Data Sheet Rev"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662464"},{"key":"ref5","article-title":"Programmable Clock Generator","volume":"1","year":"2020","journal-title":"5P49V5923 Data Sheet Rev"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2817602"},{"key":"ref1","first-page":"254","article-title":"A 0.026mm2 5.3mW 32-to-2000MHz Digital Fractional-N Phase Locked-Loop Using a Phase-Interpolating Phase-to-Digital Converter","author":"jang","year":"2013","journal-title":"ISSCC"}],"event":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,2,13]]},"end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09365821.pdf?arnumber=9365821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:08Z","timestamp":1652197328000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9365821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9365821","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}