{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T16:16:10Z","timestamp":1771517770214,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9365844","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T16:23:11Z","timestamp":1614788591000},"page":"344-346","source":"Crossref","is-referenced-by-count":14,"title":["25.1 A 24Gb\/s\/pin 8Gb GDDR6 with a Half-Rate Daisy-Chain-Based Clocking Architecture and IO Circuitry for Low-Noise Operation"],"prefix":"10.1109","author":[{"given":"Kyunghoon","family":"Kim","sequence":"first","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Joo-Hyung","family":"Chae","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Jaehyeok","family":"Yang","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Jihyo","family":"Kang","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Gangsik","family":"Lee","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Sangyeon","family":"Byeon","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Youngtaek","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Boram","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Dong-Hyun","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Yeongmuk","family":"Cho","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Kangmoo","family":"Choi","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Hyeongyeol","family":"Park","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Junghwan","family":"Ji","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Sera","family":"Jeong","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Yongsuk","family":"Joo","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Jaehoon","family":"Cha","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Minsoo","family":"Park","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Hongdeuk","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Sijun","family":"Park","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Kyubong","family":"Kong","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Sunho","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Sangkwon","family":"Lee","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Junhyun","family":"Chun","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Hyungsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]},{"given":"Seonyong","family":"Cha","sequence":"additional","affiliation":[{"name":"SK hynix Semiconductor,Icheon,Korea"}]}],"member":"263","reference":[{"key":"ref4","first-page":"224","article-title":"A 32Gb\/s 0.55mW\/Gbps PAM4 1-FIR 2-IIR tap DFE Receiver in 65-nm CMOS","author":"elhadidy","year":"2015","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2987052"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310258"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310255"}],"event":{"name":"2021 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,2,13]]},"end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid-State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09365844.pdf?arnumber=9365844","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T19:09:58Z","timestamp":1756235398000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9365844\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9365844","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}