{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T15:09:40Z","timestamp":1776784180084,"version":"3.51.2"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9365850","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T21:23:11Z","timestamp":1614806591000},"page":"444-446","source":"Crossref","is-referenced-by-count":54,"title":["32.2 A 14nm Analog Sampling Fractional-N PLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 80fs Integrated Jitter and 93fs at Near-Integer Channels"],"prefix":"10.1109","author":[{"given":"Wanghua","family":"Wu","sequence":"first","affiliation":[]},{"given":"Chih-Wei","family":"Yao","sequence":"additional","affiliation":[]},{"given":"Chengkai","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Pei-Yuan","family":"Chiang","sequence":"additional","affiliation":[]},{"given":"Pak-Kim","family":"Lau","sequence":"additional","affiliation":[]},{"given":"Lei","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Sang Won","family":"Son","sequence":"additional","affiliation":[]},{"given":"Thomas Byunghak","family":"Cho","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2014.6942026"},{"key":"ref3","first-page":"268","article-title":"A 30GHz Digital Sub-Sampling Fractional-N PLL with 198fsrms Jitter in 65nm LP CMOS","author":"grimaldi","year":"2019","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2865460"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063135"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899726"}],"event":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,2,13]]},"end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09365850.pdf?arnumber=9365850","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:12Z","timestamp":1652197332000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9365850\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9365850","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}