{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:22:21Z","timestamp":1755926541062},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9365853","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T21:23:11Z","timestamp":1614806591000},"page":"140-142","source":"Crossref","is-referenced-by-count":11,"title":["8.8 A 112Gb\/s PAM-4 Low-Power 9-Tap Sliding-Block DFE in a 7nm FinFET Wireline Receiver"],"prefix":"10.1109","author":[{"given":"James","family":"Bailey","sequence":"first","affiliation":[]},{"given":"Hossein","family":"Shakiba","sequence":"additional","affiliation":[]},{"given":"Ehud","family":"Nir","sequence":"additional","affiliation":[]},{"given":"Grigory","family":"Marderfeld","sequence":"additional","affiliation":[]},{"given":"Peter","family":"Krotnev","sequence":"additional","affiliation":[]},{"given":"Marc-Andre","family":"LaCroix","sequence":"additional","affiliation":[]},{"given":"David","family":"Cassan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959511"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162802"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572453"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842935"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/20.617726"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2943569"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063081"},{"key":"ref1","article-title":"A 116Gb\/s DSP-Based Wireline Transceiver in 7nm CMOS Achieving 6pJ\/b at 45dB Loss in PAM-4\/Duo-PAM-4 and 52dB in PAM-2","author":"lacroix","year":"2021","journal-title":"ISSCC"}],"event":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","start":{"date-parts":[[2021,2,13]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09365853.pdf?arnumber=9365853","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:10Z","timestamp":1652197330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9365853\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9365853","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}