{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T18:23:57Z","timestamp":1782930237032,"version":"3.54.5"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9366031","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T21:23:11Z","timestamp":1614806591000},"page":"1-3","source":"Crossref","is-referenced-by-count":36,"title":["9.3 A 40nm 4.81TFLOPS\/W 8b Floating-Point Training Processor for Non-Sparse Neural Networks Using Shared Exponent Bias and 24-Way Fused Multiply-Add Tree"],"prefix":"10.1109","author":[{"given":"Jeongwoo","family":"Park","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sunwoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongsuk","family":"Jeon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"136","article-title":"A 2.1TFLOPS\/W Mobile Deep RL Accelerator with Transposable PE Array and Experience Compression","author":"kim","year":"2019","journal-title":"ISSCC"},{"key":"ref3","first-page":"140","article-title":"GANPU: A 135TFLOPS\/W Multi-DNN Training Processor for GANs with Speculative Dual-Sparsity Exploitation","author":"kang","year":"2020","journal-title":"ISSCC"},{"key":"ref6","article-title":"A 3.0 TFLOPS 0.62V Scalable Processor Core for High Compute Utilization AI Training and Inference","author":"oh","year":"2020","journal-title":"IEEE VLSI Circuits"},{"key":"ref5","first-page":"35","article-title":"A Scalable Multi-TeraOPS Deep Learning Processor Core for AI Training and Inference","author":"fleischer","year":"2018","journal-title":"IEEE VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662302"},{"key":"ref1","article-title":"Training Deep Neural Networks with 8-bit Floating Point Numbers","author":"wang","year":"2018","journal-title":"NeurIPS"}],"event":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,2,13]]},"end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09366031.pdf?arnumber=9366031","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:12Z","timestamp":1652197332000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9366031\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9366031","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}