{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:08:01Z","timestamp":1774966081199,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T00:00:00Z","timestamp":1613174400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,13]]},"DOI":"10.1109\/isscc42613.2021.9366051","type":"proceedings-article","created":{"date-parts":[[2021,3,3]],"date-time":"2021-03-03T21:23:11Z","timestamp":1614806591000},"page":"172-174","source":"Crossref","is-referenced-by-count":14,"title":["10.5 A 12b 600MS\/s Pipelined SAR and 2x-Interleaved Incremental Delta-Sigma ADC with Source-Follower-Based Residue-Transfer Scheme in 7nm FinFET"],"prefix":"10.1109","author":[{"given":"Seungyeob","family":"Baek","sequence":"first","affiliation":[]},{"given":"Ilhoon","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Hyungdong","family":"Roh","sequence":"additional","affiliation":[]},{"given":"Woongtaek","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Youngjae","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Jongshin","family":"Shin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008561"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9063047"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008560"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662319"},{"key":"ref1","first-page":"470","article-title":"27.8 A 0.076mm2 12b 26.5mW 600MS\/s 4×-interleaved subranging SAR-?? ADC with on-chip buffer in 28nm CMOS","author":"venca","year":"2016","journal-title":"ISSCC"}],"event":{"name":"2021 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2021,2,13]]},"end":{"date-parts":[[2021,2,22]]}},"container-title":["2021 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9365732\/9365735\/09366051.pdf?arnumber=9366051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:42:11Z","timestamp":1652197331000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9366051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,13]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc42613.2021.9366051","relation":{},"subject":[],"published":{"date-parts":[[2021,2,13]]}}}