{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T08:00:15Z","timestamp":1770537615016,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731111","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:48:08Z","timestamp":1647550088000},"page":"216-218","source":"Crossref","is-referenced-by-count":2,"title":["Fully Automated Hardware-Driven Clock-Gating Architecture with Complete Clock Coverage for 5nm Exynos Mobile SoC"],"prefix":"10.1109","author":[{"given":"Jae-Gon","family":"Lee","sequence":"first","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Hoyeon","family":"Jeon","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Younsik","family":"Choi","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]},{"given":"Ahchan","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics,Hwaseong,Korea"}]}],"member":"263","reference":[{"key":"ref4","first-page":"442","article-title":"A 0.4-to-1V 1MHz-to-2GHz switched-capacitor adiabatic clock driver achieving 55.6% clock power reduction","author":"loai","year":"2017","journal-title":"ISSCC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418043"},{"key":"ref6","first-page":"48","article-title":"A 7nm High-Performance and Energy-Efficient Mobile Application Processor with Tri-Cluster CPUs and a Sparsity-Aware NPU","author":"kim","year":"2020","journal-title":"ISSCC"},{"key":"ref5","article-title":"Automatic Clock Gating and Closed-Loop DVFS for 4nm Exynos Mobile SoC Processor","author":"lee","year":"0","journal-title":"Design Automation Conference 2021"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"ref1","article-title":"The core clock system on the next generation Itanium microprocessor","author":"anderson","year":"2002","journal-title":"ISSCC"}],"event":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,2,20]]},"end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731111.pdf?arnumber=9731111","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,14]],"date-time":"2022-06-14T20:32:31Z","timestamp":1655238751000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731111\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731111","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}