{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:23:01Z","timestamp":1772119381750,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,2,20]],"date-time":"2022-02-20T00:00:00Z","timestamp":1645315200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100012166","name":"National Key R&D Program of China","doi-asserted-by":"publisher","award":["2019YFB2204900"],"award-info":[{"award-number":["2019YFB2204900"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62104008,B18001"],"award-info":[{"award-number":["62104008,B18001"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,2,20]]},"DOI":"10.1109\/isscc42614.2022.9731573","type":"proceedings-article","created":{"date-parts":[[2022,3,17]],"date-time":"2022-03-17T20:48:08Z","timestamp":1647550088000},"page":"184-186","source":"Crossref","is-referenced-by-count":9,"title":["Single-Mode CMOS 6T-SRAM Macros With Keeper-Loading-Free Peripherals and Row-Separate Dynamic Body Bias Achieving 2.53fW\/bit Leakage for AIoT Sensing Platforms"],"prefix":"10.1109","author":[{"given":"Yihan","family":"Zhang","sequence":"first","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Chang","family":"Xue","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Xiao","family":"Wang","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Tianyi","family":"Liu","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Jihang","family":"Gao","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Peiyu","family":"Chen","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Jinguang","family":"Liu","sequence":"additional","affiliation":[{"name":"Nano Core Chip Electronic Technology,Hangzhou,China"}]},{"given":"Linan","family":"Sun","sequence":"additional","affiliation":[{"name":"Nano Core Chip Electronic Technology,Hangzhou,China"}]},{"given":"Linxiao","family":"Shen","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Jiayoon","family":"Ru","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Le","family":"Ye","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]},{"given":"Ru","family":"Huang","sequence":"additional","affiliation":[{"name":"Peking University,Beijing,China"}]}],"member":"263","reference":[{"key":"ref10","first-page":"220c","article-title":"A 65 nm 1.0 V 1.84 ns Silicon-on-Thin-Box (SOTB) embedded SRAM with 13.72 nW\/Mbit standby power for smart loT","author":"yabuuchi","year":"0","journal-title":"IEEE Symp VLSI Technology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2016.7573512"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487752"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4586011"},{"key":"ref4","article-title":"A 65nm 16kb SRAM with 131.5pW Leakage at 0.9V for Wireless loT Sensor Nodes","author":"gupta","year":"0","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662392"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433921"},{"key":"ref5","first-page":"236","article-title":"A 7ns-access-time 25?W\/MHz 128kb SRAM for low-power fast wake-up MCU in 65nm CMOS with 27fA\/b retention current","author":"fukuda","year":"0","journal-title":"ISSCC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2019.8780199"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSICircuits18222.2020.9162843"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234308"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365816"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008465"}],"event":{"name":"2022 IEEE International Solid- State Circuits Conference (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2022,2,20]]},"end":{"date-parts":[[2022,2,26]]}},"container-title":["2022 IEEE International Solid- State Circuits Conference (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9731529\/9731102\/09731573.pdf?arnumber=9731573","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,14]],"date-time":"2022-06-14T20:32:37Z","timestamp":1655238757000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9731573\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,2,20]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isscc42614.2022.9731573","relation":{},"subject":[],"published":{"date-parts":[[2022,2,20]]}}}